The course aims at introducing the fundamental know-how of Digital System Testing and Testable Design. The tentative course outline covers using Verilog HDL for Design and Test, Fault and Defect Models, Test Pattern Generation, Design for Testability, Standard IEEE Test Access Methods, Built-in Self-test, and Test Compression.